Extensive review on Supercapacitor cell voltage balancing

Prashant Singh B.T.^{1,*}, Phaneendra Babu Bobba² and Suresh K.³

^{1,2} Dept of Electrical Engineering, GRIET, Hyderabad, Telangana, India ³CEO, MasterPCB PVT.LTD, KPHB, Hyderabad, Telangana, India

Abstract. This paper explains about the supercapacitor cell voltage balancing circuits by comparing different topologies with regard to parameters like cost, balancing time, weight of the components used and control of switches. The advantage of supercapacitor over battery made to overcome weight and faster responding source problems. In supercapacitor bank cell voltages differ from each other which effects the performance of the device. Passive circuits consume power from cell for balancing but active circuits consume power from source. Many topologies are considered in this paper for different ratings and with different components. Balancing circuit is selected based upon total number of components in the balancing circuit, many components make circuit less reliable, complex and also increase the cost for balancing.

1 Introduction

Recent developments in graphene utilisation and manufacturing process made of the Supercapacitor (SC) demand rise [1]. SC a high power density source [2] when used in group like a bank for a high power requirement operation should be flawless. SC takes a span of seconds to pump the entire power to the load where time generally lies from 2 -15 seconds or so. Time of Power pumping demand is generally based on load requirement. Similar to alternators which pump power to power grid care is taken to make balance all alternators equally as required. Paralleling operation of alternator is dynamic in nature where voltage and frequency variations $\pm 5\%$ are observed. SC which deal with individual voltages of 2.6-2.85V [2] a small variation in voltage due to internal resistance or change in temperature of cell, change in a small part of composition of chemical and so on will lead to imbalance of power pumping. When used in a SC banks a small variations in any parameters mentioned above make them to unequal power pumping [4]. These parameters leads to discharge faster and SC cells to get overloaded due to imbalance and pump low power than their designed value. Adding a addition circuit which make all SC cells to balance and pump approximately equal power so that all cells are equally loaded and fulfill the load requirement for a given time. So, SC balancing circuit are designed to make effective and equally utilization of all cells in a SC bank and also improve life span of SC [5] by equally loading each cell.

2.Supercapacitor balancing using different topologies

SC balancing circuit are designed based on many parameters consideration taking in account like fast balancing, low source current to balance, easy to operate, effective voltage balance, bulk cells balancing, less components, and many more. But based on topologies selected the above parameters vary and decide the circuit functions and cost of module. Balancing circuit can roughly classified into two types namely 1) Passive circuits and

2) Active circuits

Passive circuits are those circuits which uses resistors and other elements to make balance of bank. But this method is a older and consume power from SC to balance. Active method includes many components on proper coordination between switches balancing takes place properly and effectively. But energy to balance cell voltage is taken from source.

2.2 Passive Balancing Circuits

2.2.1 Topology 1

Topology 1 uses a resistors connected in a series with a switch connected in parallel with SC [6]. These circuit when used for a bigger banks becomes complex as each SC cell voltage differ from each other. So each switch need to operated independently Fig. 1. shows the circuit diagram used for topology 1 where resistor (R), Super Capacitor (C) and switch (S). These kind of topology discharges in resistors to balance by which SC is not effectively used and time to balance the SC is also more.

2.2.2 Topology 2

Topology 2 uses a Zener diode in parallel with SC. But use of Zener diode make use of power from SC to balance cells. Apart from that a strong temperature dependency of

Corresponding author:prash.5295@gmail.com

[©] The Authors, published by EDP Sciences. This is an open access article distributed under the terms of the Creative Commons Attribution License 4.0 (http://creativecommons.org/licenses/by/4.0/).

Zener diode creates a drawback to the topology [7]. Time to balance the SC is also huge as no external source is used to balance it. Fig. 2. shows the balancing of SC using Zener diode.

2.2.3 Topology 3

Topology 3 is a advanced version of topology 1 where a proper coordination between cells are done by communicating between cell to cell. A controller senses cell voltage and controls according to the requirement [8]. A cyber layer is used in between to balance all cells. A closed loop operation is used in the topology making it complex and also costly. Fig.3. show the circuit diagram used for the topology 3. Cyber layer used to control the operaton make it to costly and also complex. Communication between cells plays a major role. Any mis-match of communication can damage the cell.

2.3 Active balancing circuits

2.3.1Topology 4

Topology 4 uses a DC/DC converter. Converters operates in buck/boost mode based on the cell voltage in the bank based on the average voltage of bank. But when used for bulk circuits it becomes more complex as individual circuits are required and each cell requires converter and it makes circuit complex, more weight and costly [9]. Fig.4. shows the balancing of topology 4. As the cells are balanced between each other it takes more time to balance. Topology used for many cells makes it costly and complex but high efficient.

2.3.2 Topology 5

Topology 5 is used for high power applications. Fig.5. shows the topology 5 balancing circuit. Toplogy 5 is high efficient reaching peak effficency of 91-95%. The charging current (I_{ch}) is used to charge the cells initially and balacing current (I_{bal}) is used to balance alternatively [10]. Time to balance all the cells is around the 160 secounds. But in fast charging mode where on pumping more current, makes time to balance lower. Balancing circuit designed uses a multi winding transformer in circuit. Windings required for the circuit is given by n+1. where n = number of SC cells in balancing circuit.

2.3.3 Topology 6

Topology 6 is a high efficient than any other topologies mentioned in this paper. Its peak efficiency lies near by 98.4%. Topology uses circuit in buck/boost modes to balance faster. Fig.6. shows the topology 6 balancing circuit [11]. Inductor is used as a part of converter. Circuit balances the voltage faster but it is costly when viewed from high end SC banks.

2.3.4 Topology 7

Topology is operated by a controller but with special source funtionality and with OCET switches. This make it different from other topologys but time to balance the cells voltage lies between 80 seconds. Fig.7. describes the balancing circuit of Topology 7. Controller operates according to cell voltage and other parameters [12]. But the balancing of cell is applied only between two cells. Fig. 7 shows circuit diagram for topology 7.

2.3.5 Topology 8

Topology 8 balancing is done on a hybrid power source. As the cells voltage of batteries also differs they need yet to be balanced [13]. These sources are placed in parallel to operate independently. Topology uses a same switch arrangement to balance batteries and also SC cells. Time to balance all those capacitors lies between 120 seconds which is more for when viewed from a automobile sector. As dynamic power pumping is needed to drive the electric vechile based on road profile for a urban traffic balancing need to be faster. Operating 120 seconds to balance cell voltage makes the vechile to decrease SC bank life span as balancing of cell voltage is not completed for a urban type road profile. Fig. 8 shows the circuit for topology 8.

2.3.6 Topology 9

Topology 9 is used for bulk operation, where the circuit designed is for 512 cells balancing. As many cells are used control becomes complex and balancing time is more. Fig. 9. shows circuit for Topology 9. Buck converter is used to provide a constant voltage of 24V. Active clamped circuit are used to make the balancing operation. Each cell voltage is balanced separately by a logic, by calculating a average voltage [14]. Later cells with higher voltages try to balance with lower voltages by sharing the voltage and reach the average voltage. For a bank of 512 cells 25A of balancing current is too small making it to balance slowly. Voltage variation of 1.2% was observed after balancing the cells.

2.3.7 Topology 10

Topology 10 is similar to the a passive controlled resistor circuit as mentioned in Topology 1. In these topology a capacitor is used instead of a resistor [15]. The advantage of the topology is that it tries to balance the circuit faster compared to topology 1. Fig. 10 shows circuit for Topology 10. Topology arrangement is complex where seen from controlling part. A small capacitor is placed parallel to the SC as "Equilibrium capacitor"(C'). Equilibrium capacitor make the SC to balance by transfer of power between them. Equilibrium capacitor make the control operation a complex to control.

2.3.8 Topology 11

Topology is a simple circuit and operates with lower currents. The circuit uses RLC tank elements to balance operating below resonant frequency [16]. All SC form a grid where balancing of all cells take place equally. Balancing of all cells with variation of 50-100mV. Fig. 11 shows the circuit diagram of topology 11. RLC tank circuit decides parameters like balancing time, balancing voltage, balancing current and switch frequency. So care need to be taken while designing the RLC tank. As the voltage balancing is accurate it takes 350 seconds. The circuit developed can be applied to 1000 times higher rated than cells used in the circuit.

2.3.9 Topology 12

Topology 12 is a simple arrangement of cells in series and connected with the source and switches. Logics applied between the switches make circuit to balance in a different manner [17]. Some variation in control generates a high ripple which damages cells. A common logic between switches could be developed whatever the unbalancing of cell voltage might be. Perfect logic make the cells to balance safely and faster. Main advantage of the topology is that it can handle from low to high power cells. This topology uses many switches interconnection

Table I. comparison of different topologies in various parameters

which makes the balancing operation faster and time to balance depends on the logic used and also on frequency of operation. Fig. 12 shows the circuit diagram used for topology 12.

All the 12 topologies are compared in Table. I & II on various parameters. Based on circuit arrangement and components used in topologies making the balancing operation different from each other which can be observed in Tables listed below. Based on the current flowing in the circuit between the elements decides the balancing. A higher voltage to the circuit make the SC cells to damage as SC are voltage sensitive elements. Lower the voltage makes the balancing slow. So a proper voltage need to be applied to make the balancing faster and operate in a safer region.

Topology	Switches used	Balancing time	External components	Control of balancing circuit	Weight of circuit	Cost of circuit
Topology 1	one / cell	High	one Power resistor/ cell	easy	light	Low
Topology 2	zero	High	Nil	No switch	light	Low
Topology 3	one / cell	Medium	Resistor	siimple	light	Moderate
Topology 4	one converter/ cell	Less than medium	dc/ dc converter /cell	easy	heavy	High
Topology 5	one/cell + four/ module	Medium	Multi winding transformer.	easy	heavy	High
Topology 6	two switches/ cell	Medium	one capacitor/ cell	easy	light	High
Topology 7	one switch/ cell	Low	2Resistor, 1 capacitors/ cell	complex	light	High
Topology 8	two switch/cell	Low	Nothing	complex	light	Moderate
Topology 9	Four switches/cell	Low	Forward converter/cell	complex	heavy	High
Topology 10	one switch/cell	Medium	Equilibrium capacitor/cell complex		light	Moderate
Topology 11	Two swiitch/cell	Two swiitch/cell Medium		simple	light	Moderate

Table 2. Comparison of different topologies on Switch based parameters and circuit.

Topology	Application	Types of circuit	Type of Switch	Circuit arrangement	
Topology 1	Low	Passive	Mosfet	$ \begin{array}{c ccccccccc} \hline $	
Topology 2	Low	Passive	No switches	C 1 C2 C3 $\begin{array}{c} C \\ \hline \\$	
Topology 3	Low	Passive	Mosfet	$\begin{array}{c} \hline \\ \hline $	
Topology 4	Medium	Active	Mosfet	C1 C2 C3 Fig. 4. Circuit diagram for Topology 4	
Topology 5	Medium	Active	Mosfet	$ \begin{array}{c} $	



Topology 11	Low	Active	Mosfet	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
Topology 12	Low - High	Active	Mosfet (or) IGBT	or) R_1 R_2 R_1 R_2	

3. Conclusion

paper compares different topologies of This Supercapacitor voltage balancing circuit considering balancing time, circuit complexity, elements used, weight of circuit, control strategy, cost and types of switches used. Based upon the arrangement and the logic used to balancing the circuit voltage balancing between cells behavior changes. Faster balancing, high efficient balancing, less complex and high power bank circuits are mention in the topologies. Major focus of the paper is on faster balancing of cells, less complex, lighter weight and cheap each topologies fulfill some parameters. But Topology 12 fulfill faster volatage balancing, lighter weight, cheaper and less complex parameters and can be used for low to high power applications.

References

- [1] B. Xie, P. Zou and C. Yang, "Ultrahigh power graphene based supercapacitor," *Inter. Conf. on Electronic Packaging Tech.*, pp. 1211-1214, 2015.
- [2] P. B. Bobba and K. R. Rajagopal, "Modeling and analysis of hybrid energy storage systems used in Electric vehicles," *IEEE International Conf. Power Electron., Drives and Energy Systems (PEDES)*, pp. 1-6, 2012.
- [3] Dai, Keren et al. "Voltage Fluctuation in a Supercapacitor During a High-g Impact" Scientific reports vol. 6 38794. 13 Dec. 2016.
- [4] Y. Qu, J. Zhu, J. Hu and B. Holliday, "Overview of supercapacitor cell voltage balancing methods for an electric vehicle," *IEEE ECCE*, pp. 810-814, 2013.
- [5] S. Shili, A. Hijazi, A. Sari, X. Lin-Shi and P. Venet, "Balancing Circuit New Control for Supercapacitor Storage System Lifetime Maximization," *IEEE Trans. Power Electron.* vol. 32, no. 6, pp. 4939-4948, June 2017.
- [6] F. M. Ibanez, "Analyzing the Need for a Balancing System in Supercapacitor Energy Storage Systems,"

IEEE Trans Power Electron. vol. 33, no. 3, pp. 2162-2171, March 2018.

- [7] C. Ionescu, A. Vasile and R. Negroiu, "Investigations on balancing circuits for supercapacitor modules," *Inter. Spring Seminar on Electron. Techn.*, pp. 521-526, 2016.
- [8] H. Li, J. Peng, J. He, Z. Huang, J. Pan and J. Wang, "Synchronized Cell-Balancing Charging of Supercapacitors: A Consensus-Based Approach," *IEEE Trans Industrial Electron.* vol. 65, no. 10, pp. 8030-8040, Oct. 2018.
- [9] D. Linzen, S. Buller, E. Karden and R. W. De Doncker, "Analysis and evaluation of charge-balancing circuits on performance, reliability, and lifetime of supercapacitor systems," *IEEE Trans. Industry Applications*, vol. 41, no. 5, pp. 1135-1141, Sept.-Oct. 2005.
- [10] Z. Zheng, K. Wang, Y. Li, H. Liu and F. Chang, "A Modular-Cascaded Active-Balanced Storage System for Electric Transportation," *IEEE Transportation Electrification Conf. Expo (ITEC)*, pp. 1-6 2018.
- [11] L. Zhang, B. Gu, J. Dominic, B. Chen and J. Lai, "A capacitor voltage balancing method with zero-voltage switching for split phase inverter," *IEEE Applied Power Electron. Conf. and Exposition*, pp. 2394-2400 2014.
- [12] V. Keshmiri, D. Westerberg, P. Andersson Ersman, M. Sandberg, R. Forchheimer and D. Tu, "A Silicon-Organic Hybrid Voltage Equalizer for Supercapacitor Balancing," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 7, no. 1, pp. 114-122, March 2017.
- [13] Z. Zheng, K. Wang, Y. Li, H. Liu and F. Chang, "A Modular-Cascaded Active-Balanced Storage System for Electric Transportation," *IEEE Transportation Electrification Conf.*, pp. 1-6, 2018.
- [14] S. Fan, J. Duan, L. Sun and Y. Han, "The balancing system of super capacitor based on active clamped forward converter," *International Conf. on Circuits, Devices and Systems*, pp. 29-33, 2017.
- [15] Jiangang Liu, Zhiwu Huang, Jun Peng and Jing Wang, "Distributed cooperative voltage equalization for seriesconnected super-capacitors," *American Control Conference (ACC)*, pp. 4523-4528, 2015.
- [16] Y. Ye and K. W. E. Cheng, "Analysis and Design of Zero-Current Switching Switched-Capacitor Cell

Balancing Circuit for Series-Connected Balancing Circuit for Series-Connected Battery/Supercapacitor," *IEEE Trans. Vehicular Tech.*, vol. 67, no. 2, pp. 948-955, Feb. 2018
[17] Circuitdiagram:Available:[Online]:https://www.aldinc.c om/pdf/SABMB6.pdf