

Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders

Venkataiah C^{1*}, Mallikarjuna Rao Y², Manjula Jayamma³, Linga Murthy M K⁴, Mahesh Kumar M², Laith H. Alzubaidi⁵, Akhilesh Pandey⁶

¹Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, India.

²Santhiram Engineering College, Nandyal, Andhra Pradesh-518501, India

³SVR Engineering College, Nandyal, Andhra Pradesh-518501, India

⁴Sr.Assistant Professor, ECE Department, Lakireddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna District-521230, Andhra Pradesh, INDIA

⁵The Islamic University, Faculty of Engineering, Najaf, Iraq

⁶Uttaranchal School of Computing Sciences, Uttaranchal University, Dehradun 248007 INDIA

Abstract: This work presents comparison of ternary combinational digital circuits that reduce energy consumption in low-power VLSI (Very Large Scale Integration) design. CNTFET and GNRFET-based ternary half adder (THA) and multiplier (TMUL) circuits has been designed using ternary unary operator circuits at 32nm technology node and implement two power supplies Vdd and Vdd/2 without using any ternary decoders, basic logic gates, or encoders to minimize the number of used transistors and improve the energy efficiency. The effect of CNTFET and GNRFET parametric variation with threshold voltage on performance metrics namely delay and power has been analyzed. Dependence of threshold voltage on the geometry of carbon nanotube and graphene nanoribbon makes it feasible to be used for ternary logic design. It is analyzed that CNTFET based circuits are energy efficient than the GNRFET- based circuits. It is also concluded that the CNTFET-based circuit has less power-delay product (PDP) when compared to GNRFET- based circuits. CNTFET-based THA is 23.5% more efficient than GNRFET-based THA and CNTFET-based Tmul is 97.8% more efficient than GNRFET-based Tmul. All the digital circuits have been simulated using HSPICE tool.

Keywords: Carbon nano-tube field effect transistors (CNTFET), Graphene nano-ribbon field effect transistors (GNRFET), Ternary logic circuits, unary operators.

1. Introduction

CMOS is one of the most used semiconductor device in low-power VLSI design. However, we can observe short channel effects that increases the leakage currents and

* Corresponding Author: venki.challa@gmail.com

power dissipation complications in small chips. Due to this many scientists proposed various alternative solutions in the transistor technologies like FinFET (Fin Field-Effect Transistor), Spin-wave, Single-electron devices, CNTFET,GNRFET. Among all different transistor technologies, CNTFET and GNRFET has a higher performance. The CNTFET and GNRFET model includes the various parameters such as the allocation of carbon transmit speed and better mobility, then, it can be appropriate to various alternative circuits[1-6]. It can also used in integrated circuits and it can cause low voltage, which results in lower power consumption. The CNTFET structure uses CNT as a channel in between source and drain terminals similar to conventional CMOS structure which is shown in Figure 1 [7-12]. The GNRFET structure uses GNR as a channel in between source and drain terminals similar to conventional CMOS structure which is shown in Figure 4. The binary circuits require high energy consumption. Whereas, MVL circuits reduce the consumption of energy because the MVL digit can hold over two states of data.




Fig 1. Structure of CNTFET

The ternary unary operators, CNTFET transistor, transmission gates and applies dual-voltages (V_{dd} , $V_{dd}/2$) in the designs to decrease the PDP of the proposed TFA(Ternary Full Adder). This technique is used to save battery consumption.

GNRFET (Graphene nano-ribbon field effect transistors)




Fig 2. Structure of GNRFET

The structure of GNRFET looks like similar to the traditional MOSFET which is shown in Figure 4. The GNRFET consists of four terminals with gate, drain, source and bulk

terminals. In which undoped GNRs are placed under the gate terminal while heavily doped placed under source and drain terminals[14-20]. The device on and off conditions are based on the potential available at the gate terminal. The V-I characteristics of GNRFET are also same as conventional MOSFET.

The width (W) of GNR is calculated as

$$W = (N + 1) \frac{\sqrt{3}}{2} a \tag{1}$$

Where, ‘N’ represents no of dimer lines which is proportional to width of GNR, a is the lattice constant i.e., 0.142 nm. The dimer lines are inversely proportional to band gap of GNR. The voltage that is required to turn ON the FET is called as threshold voltage. The threshold voltage of GNRFET is inversely proportional to the width of GNR and is given as below

$$V_{th} = Eg3e \tag{2}$$

Where, $Eg = 2|\alpha|\Delta E$ is the band gap and e is the unit electron charge. $\alpha=0.27$ for N=3P; $\alpha=0.4$ for N=3P+1; $\alpha=0.066$ for N=3P+2, $\Delta E = \frac{h\nu_{FII}}{w}$, $\hbar = 6.5821 \times 10^{-16}$, $\nu_F = 10^6$.

For the dimer lines 6 the width of GNR is 0.86 nm and the threshold voltage is 0.43 V from (2). The width of GNR is calculated by dimer lines N using (1). The dimer lines of GNR increases as the width increases and the dimer lines is inversely proportional to band gap. GNRFETs provide equal opportunity to control threshold voltage by altering the width of GNR. We use multi width GNRFET design for ternary logic implementation[21-24]. The Stanford GNRFET SPICE model is used for simulating the GNRFET based ternary logic gates. This is a SPICE model developed for unipolar, MOSFET-like GNRFET devices and it depends on the presumption of ballistic transport, which is just precise in a short channel GNRFET. In addition, it represents accurate and companionable GNRFET configurations for HSPICE simulations [14- 16]. This paper presents the brief introduction to CNTFET and GNRFET in section 1. Ternary gates are discussed in Section 2. Proposed GNRFET -based THA and Tmul circuits in Section 3. Finally section 4 concluded this work.

Proposed designs and simulations:

In this work, the circuits are designed by using CNTFETs .In CNTFETs the threshold voltage depends on the carbon nano-tube (CNT) diameter by the following equation,

$$V_{th} = \frac{0.43}{D_{cnt}} \tag{3}$$

Where Dcnt is the CNT diameter.

This proposed circuits have 2 diameter CNTs, where D1=1.487 nm and D2=0.783nm. The operation of the CNTFET and GNRFET Transistor, and the relation between the threshold voltage and the CNT diameter and Dimer Lines is in Table 9.

Table 1. CNTFET and GNRFET simulation parameters

Type	Diameter	Threshold Voltage	Dimer Lines (n)	Voltage Gate		
				0V	0.45V	0.9V
P	D1	-0.289V	12	ON	ON	OFF
	D2	-0.559V	7	ON	OFF	OFF
N	D1	0.289V	12	OFF	ON	ON
	D2	0.559V	7	OFF	OFF	ON

Ternary Half Adder

A ternary half adder is a digital Circuit that performs addition of two ternary (base-3) digits, resulting in a sum digit and carry digit. The truth table is as shown in Table 10.

Table 2. Truth table of Ternary Half Adder

A	B	CARRY	SUM
0	0	0	0
0	1	0	1
0	2	0	2
1	0	0	1
1	1	0	2
1	2	1	0
2	0	0	2
2	1	1	0
2	2	1	1

The mathematical expression of sum and carry for ternary half adder can be obtained from Table 2 are given below.

$$\text{SUM} = 2 \cdot (A_0B_2 + A_1B_1 + A_2B_0) + 1 \cdot (A_0B_1 + A_1B_0 + A_2B_2)$$

$$\text{CARRY} = 1 \cdot (A_1B_2 + A_2B_1 + A_2B_2)$$

The above truth table can be also represent as shown in Table 11.

Table 3. Modified Truth table for sum and carry

Sum

A/B	B0(0)	B1(1)	B2(2)
A0(0)	0	1	2
A1(1)	1 } A	2 } A^1	0 } A^2
A2(2)	2	0	1

Carry

A/B	B0(0)	B1(1)	B2(2)
A0(0)	0	0	0
A1(1)	0	0 } $1.\bar{A}p$	1 } $1.\bar{A}n$
A2(2)	0	1	1

The Ternary Half Adder circuit as shown in Figure 2.




Fig 3. CNTFET based Ternary Half Adder

For CNTFET based Ternary Half Adder, the transistors diameters and their corresponding threshold voltages are in Table 4.

Table 4.THA threshold voltages for CNTFET

Transistors	Diameter(nm)	Threshold voltage(v)
T3,T5,T7,T9,T10 T15,T18,T21	1.487	-0.289
T11,T12,T13,T16,T23, T25,T27,T29,T31,T33	0.783	-0.559
T2,T17,T20	1.487	0.289
T4,T11,T14,T19,T22,T24,T26,T28 ,T30,T32T34,T35	0.783	0.559

Figure 3 shows the proposed THA with 35 CNTFETs using unary operators, transmission gates (TGs), and dual-voltages (V_{dd} , $V_{dd}/2$). Without using cascading TGs, which is the advantage compared to THA with 34 CNTFETs in that used cascading TGs. Because cascading TGs provide higher propagation delays and energy consumption. When the voltage supply (V_{dd}) decreases in a transistor then the propagation delay will increase. Therefore, any path from inputs to outputs contains transistors that have voltage supply equal to $V_{dd}/2$, that path will have higher propagation than other paths that have voltage supply equal V_{dd} . The Propagation delay of Ternary Half Adder is in Table 4.




Fig4. Simulated output of Ternary Half Adder CNTFET

Replace the CNTFET transistors in the Figure 10 with the GNFET with supply voltage (v_{dd})1.2 V . The transistors dimer lines and their corresponding threshold voltages are in Table 5.

Table 5. THA threshold voltages for GNRFET

Transistors	Dimer Lines(N)	Threshold voltage(v)
T3,T5,T7,T9,T10 T15,T18,T21	12	-0.289
T1,T12,T13,T16,T23,T25,T27,T29,T31,T33	7	-0.559
T2,T17,T20	12	0.289
T4,T6,T8,T11,T14,T19,T22,T24,T26,T28,T30,T32,T34,T35	7	0.559
T13	6	-0.428




Fig 5. Simulated output of Ternary Half Adder GNRFET

Comparison of Power, delay, power-delay product (PDP) of CNTFET based Ternary Half Adder and GNRFET based Ternary Half Adder is shown in Table 6.

Table 6: THA comparison

	Power(μ w)	Delay(ps)	PDP $\times 10^{-18}$
CNTFET-THA	13.46	16.92	227.7
GNRFET-THA	97	2.9	281.3

Ternary Multiplier

The multiplier circuit has two input variables and two output variables. The input variables are the cumulative number and the output variables are product and carry. Table 7 shows the Truth table of Ternary multiplier.

Table 7. Truth table of Ternary Multiplier

A	B	Carry	Product
0	0	0	0
0	1	0	0
0	2	0	0
1	0	0	0
1	1	0	1
1	2	0	2
2	0	0	0
2	1	0	2
2	2	1	1

The mathematical expression of product and carry for ternary multiplier can be obtained from Table 14 are given below.

$$\text{Product} = 2 \cdot (A_1B_2 + A_2B_1) + 1 \cdot (A_1B_1 + A_2B_2)$$

$$\text{Carry} = 1 \cdot (A_2B_2)$$

The above truth table can be also represent as shown in Table 8 and Table 9.

Table 8. Modified Truth table for product

A/B	B0(0)	B1(1)	B2(2)
A0(0)	0	1	0
A1(1)	1	2	2
A2(2)	2	0	1

Table 9. Modified Truth table for carry

A/B	B0(0)	B1(1)	B2(2)
A0(0)	0	0	0
A1(1)	0	0	0
A2(2)	0	0	1




Fig 6. CNTFET based Ternary Multiplier

For CNTFET based Ternary Multiplier, the CNTFET transistors diameters and GNFET transistors dimer lines and their corresponding threshold voltages are in Table 10.

Table10. Ternary multiplier parameters of CNTFET and GNFET

Transistors	Diameter(nm)	Dimer lines (N)	Threshold voltage(v)
T3,T5,T8,T11,T14,T23,T24	1.487	12	-0.289
T1,T6,T9,T16,T18,T20,T25	0.783	7	-0.559
T2,T10,T13	1.487	12	0.289
T4,T7,T12,T15,T17,T19,T21, T22,T26	0.783	7	0.559

Fig 7 shows the TMUL with 26 CNTFETs using four unary operators, transmission gates (TGs), and dual-voltages (Vdd, Vdd/2).




Fig 7. Simulated results of TernaryMultiplier CNTFET

Figure 8 shows the proposed TMUL with 26 CNTFETs using four unary operators, transmission gates (TGs), and dual-voltages (V_{dd} , $V_{dd}/2$).




Fig 8. Simulated results of TernaryMultiplier GNRFET

Comparison of Power, delay, power-delay product(PDP) of CNTFET based Ternary Multiplier and GNRFET based Ternary Multiplier is shown the Table 11.

Table 11: Comparison of Delay and power of THA

	Power(μ w)	Delay(ns)	PDP $\times 10^{-15}$
CNTFET-Tmul	0.41	300.0	1.2
GNRFET-Tmul	19	300.0	57

Voltage Variations

This paper analyses and simulates the proposed and all the investigated THAs and TMULs for Voltage variations. The proposed circuits and all the investigated circuits simulated with voltage variations (from 0.8V to 1V). The results are as shown in Figure 16.




Fig 9. Simulated outputs of (a) Ternary Half Adder (b) Ternary Multiplier

Less change in PDP when change in voltage in CNTFET-based circuits. Where as there is more change in PDP in GNRFET-based circuits when change in voltage.

Conclusion

This work presented a Nano transistor based digital circuits to improve the performance of the digital circuits and proposed novel designs of 32 nm GNRFET-Based Ternary Half Adder and Ternary Multiplier using proposed Unary Operators combined with transmission gates with out using ternary decoders, basic logic gates, or ternary encoders. And the comparison of the effect of CNTFET and GNRFET parametric variation with threshold voltage on performance metrics namely delay and power has been analyzed. In CNTFET threshold voltage can be controlled by diameter which depends on the chirality vector. In GNRFET threshold voltage can be controlled by width which depends on number of dimer lines. The design process utilizes different techniques in terms of transistor arrangement, two power supplies (V_{dd} , $V_{dd}/2$), transistor count reduction to reach the final target. The Ternary Half Adder and Ternary Multiplier are designed using industry standard HSPICE to achieve propagation delay and power. Finally, the proposed THA and TMUL can be implemented in low-power nano-scale embedded systems and IoT devices to save battery consumption.

References

1. Raychowdhury, S. Mukhopadhyay, and K. Roy, "Circuit compatible modeling of carbon nanotube FET's in the ballistic limit of performance," Proc. 3rd IEEE Conf. Nanotechnology, **12–14**, 343–346, Aug. (2003).
2. C.Venkataiah, M.Tejaswi "A Comparative Study of Interconnect Circuit Techniques for Energy Efficient on-Chip Interconnects" Int Jour of Comp App. 0975 – 8887 ,**109** January (2015).

3. J. Deng, H. Wong, "A Compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part i: model of the intrinsic channel region," *IEEE Trans. Elect Dev*, **54**, 3186–3194, (2007).
4. C.Venkataiah, K. Satya Prasad, T. Jaya Chandra Prasad "Effect of Interconnect parasitic variations on circuit performance parameters" *IEEE Int conf on Comm and Elect Sys (ICCES)*, Coimbatore, India, October, (2016).
5. J. Deng, H. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part ii: full device model and circuit performance benchmarking," *IEEE Trans. Electron Devices*,**54**,3195–3205, (2007).
6. Karthik Rao, R., Bobba, P.B., Suresh Kumar, T., Kosaraju, S., Feasibility analysis of different conducting and insulation materials used in laminated busbars, *Materials Today: Proceedings*, 2019, 26, pp. 3085–3089.
7. Sheng Lin, Yong-Bin Kim, F. Lombardi, "A novel CNTFET based ternary logic gate design," *Proc. IEEE Int. Midwest Symp. Circuits and Systems*, Cancun, Mexico,435–438, August (2009).
8. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Crosstalk induced performance analysis of single walled carbon nanotube interconnects using stable finite difference time domain model", *Jour of nanoelect and optoelect.***12**, 1-10, (2017).
9. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects", *Jour of Comp Elect*, Springer, June, (2018).
10. Sheng Lin, Yong-Bin Kim, F. Lombardi, "CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits," *IEEE Transactions on Nanotechnology*, **10**, 217-225, March (2011).
11. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization", *Cir sys and Sig Proc*, Springer, June, (2018).
12. Tummala, S.K., Indira Priyadarshini, T., Morphological Operations and Histogram Analysis of SEM Images using Python, *Indian Journal of Engineering and Materials Sciences*, 2022, 29(6), pp. 794–798
13. M. H. Moaiyeri, R. F. Mirzaee, A. Doostaregan, K. Navi, O. Hashemipour, "A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits," *IET Comput. Digit. Tech.*, **7**, 167–181, (2013).
14. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm", *Microelectronics Journal*,**74**,13-23, (2018).
15. Xinran Wang and Yi Shi, "Fabrication Techniques of Graphene Nanostructures," (2014).
16. Suresh Kumar Tummala, Phaneendra Babu Bobba & Kosaraju Satyanarayana (2022) SEM & EDAX analysis of super capacitor, *Advances in Materials and Processing Technologies*, 8:sup4, 2398-2409
17. Ying-Yu Chen, Amit Sangai, A Rogachev, M Gholipour, G Iannaccone, G Fiori and D Chen, "A SPICE-Compatible Model of MOS-Type Graphene Nano-Ribbon Field-Effect Transistors Enabling Gate- and Circuit-Level Delay and Power Analysis Under Process Variation," *IEEE Trans on Nanotech*,**14**,1068-1082. Aug (2015).
18. M Gholipour, Ying-Yu Chen, Amit Sangai, and D Chen "Highly Accurate SPICECompatible Modeling for Single- and Double-Gate GNR-FETs with Studies on Technology Scaling," *Design, Automation and Test in Europe Conference and Exhibition*,(2014).

19. Chang, H. and Wu, H. (2013), Graphene Based Nanomaterials: Synthesis, Properties, and Optical and Optoelectronic Applications. *Adv. Funct. Mater.*, 23: (1984-1997).
20. A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. McEuen, M.
21. Davu, S.R., Tejavathu, R. & Tummala, S.K. EDAX analysis of poly crystalline solar cell with silicon nitride coating. *Int J Interact Des Manuf* (2022).
22. Lundstrom, and H. Dai, "High-k Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates," *Nature Materials*, **1**, 241-246, (2002).
23. S. L. Hurst, "Multiple-valued logic—its status and its future," *IEEE Trans. Comput.*, **C-33**, 1160–1179, Dec. (1984).
24. J. Srinivas Rao, Suresh Kumar Tummala, Narasimha Raju Kuthuri, Comparative investigation of 15 Level and 17 level cascaded h-bridge MLI with cross h-bridge MLI fed permanent magnet synchronous motor, *Indonesian Journal of Electrical Engineering and Computer Science*, 21(2), pp: 723-734, (2020)
25. A. Raychowdhury, K. Roy, "Carbon-nanotube-based voltage mode multiple-valued logic design," *IEEE Trans. on Nanotechnology*, **4**, 168 – 179, March (2005).
26. Subhendu Kumar Sahoo, Gangishetty Akhilesh, Rasmita Sahoo, and Manasi Muglikar,
27. "High-Performance Ternary Adder Using CNTFET," *IEEE transactions on nanotechnology*, **16**, May(2017).
28. Tummala, S.K., Kosaraju, S. & Bobba, P.B. Optimized power generation in solar using carbon substrate for reduced greenhouse gas effect. *Appl Nanosci* 12, 1537–1543 (2022)
29. C.Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, "Investigating the effect of chirality, oxide thickness, temperature and channel length variation on a threshold voltage of MOSFET, GNR-FET, and CNTFET", *Jour of mech of contand maths sci*, 232-244, September, (2019).
30. Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder "Analytical Study of Bundled MWCNT and Edged-MLG NR Interconnects: Impact on Propagation Delay and Area", *IEEE Trans on Nanotech*, **18**, 606-610, June, (2019).
31. Jinghang Liang, Linbin Chen, Jie Han and Fabrizio Lombardi, "Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-type Carbon Nanotube FETs," *IEEE transactions on nanotech*, **13**, July (2014).
32. Chetan Vudadha, M. B. Srinivas "Design of High-Speed and Power-Efficient Ternary Prefix Adders Using CNFETS" *IEEE transactions on nanotech*, **17**, July (2018).