

Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits

Venkataiah C^{1*}, Mallikarjuna Rao Y², Manjula Jayamma³, Rambabu S², Linga Murthy MK⁴, Laith H. Alzubaidi⁵, Sanjay Mishra⁶

^{1*}Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, India.

²Santhiram Engineering College, Nandyal, Andhra Pradesh-518501, India

³SVR Engineering College, Nandyal, Andhra Pradesh-518501, India

⁴Sr.Assistant Professor, ECE Department, Lakireddy Bali Reddy College of Engineering (Autonomous), Mylavaram, Krishna District-521230, Andhra Pradesh, INDIA

⁵The Islamic University, Faculty of Engineering, Najaf, Iraq

⁶Uttaranchal School of Computing Sciences, Uttaranchal University, Dehradun 248007 INDIA

Abstract: Multiple valued logic (MVL) can represent an exponentially higher number of data/information compared to the binary logic for the same number of logic bits. Compared to the conventional devices, the emerging device technologies such as Graphene Nano Ribbon Field Effect Transistor (GNRFET) and carbon nanotube field effect transistor (CNTFET) appears to be very promising for designing MVL logic gates and arithmetic circuits due to some exceptional electrical properties such as the ability to control the threshold voltage. This variation of the threshold voltage is one of the prescribed techniques to achieve multiple voltage levels to implement the MVL circuit. This work presents a 4-input ternary adder using carbon nanotube field effect transistor (CNTFET). Many researchers have been done work on implementation of ternary adders and multipliers. But no one has done the comparison of this proposed ternary adder with different types of nano transistors. Hence this work has been proposed a design of low power and high speed 4-input adder which will be useful for designing of fast ternary multipliers. All the proposed designs have been simulated using emerging device such as CNTFET at 32nm technology node. From the simulations, we have calculated the power consumptions of the proposed designs, carry propagation delay and power delay product for the CNTFET circuits. It has been observed that CNTFET based proposed logic circuits given a better performance than the conventional logical circuits.

Key words: Carbon nano-tube field effect transistor (CNTFET), Power consumption, Ternary logic circuits, Ternary adders and multipliers.

* Corresponding Author: venki.challa@gmail.com

1. Introduction:

Multiple Valued Logic (MVL) and its' applications have been studied extensively over the last couple of decades due to the ability of the MVL logic devices to provide an exponentially higher information density compared to the binary logic. In Binary or Boolean logic system (base 2), each logic bit can have two possible values: low (0) and high (1). Whereas, in the MVL system (base 3 or more), each digit can have three or more possible values leading to significantly higher information density with smaller logic gates and reduced circuit complexity. As a result, the energy consumption, area, and circuit overheads and other costs for each bit of information would decrease in the MVL system [1]. For example, in the ternary logic system, it takes only $\log_3 2n$ bits to represent an n -bit binary number [2], which reduces the computational complexity to a large extent and thus enhances the power and area efficiency of the system. Multiple valued logic can be ternary (radix 3), quaternary (radix 4), quinary (radix 5), etc. However, ternary and quaternary logic systems have drawn much attention from the research community. The ternary logic system appears to be the most feasible MVL system that can be adopted in the near future because of its simplicity and ease in distinguishing different logic levels as in the binary system. At smaller technology nodes, the supply voltage is limited to a value equal to or less than 1.2 V. Therefore, a higher number of discrete voltage levels needed to identify different logic values within this limited supply range (0 to 1.2 V) would be challenging and susceptible to noise and other signal integrity issues. As a consequence, most of the recent research work focuses on ternary logic and memory. The initial efforts to implement ternary logic are based on the prevailing CMOS and other technologies available since 1974 [3-5]. Due to short channel effects, scaling limitations, DIBL, energy consumption, and other signal integrity issues, conventional technologies are not appealing for the MVL system. New materials and new device technologies like carbon-based FETs, QDGFET, and Memristor [6-8] are being explored to overcome these limitations and implement reliable MVL circuits.

Carbon-based Field Effect Transistors (FETs) are drawing widespread attention due to their outstanding electrical properties and integration capabilities. Carbon-Nano-Tube-Field-Effect-Transistor (CNTFET) and Graphene-Nano-Ribbon-Field-Effect-Transistor (GNRFET) are the two forms of carbon-based transistor that have become trendy research topics. Different pieces of literature are found which work in CNTFET and GNRFET based ternary logic design [9-21] which uses the threshold voltage control method for implementing different ternary logic circuits and arithmetic circuits. Generally binary adders add 3 inputs to give sum and carry. But in ternary logics we can add 4 inputs at a time to produce final sum and carry which will reduce the number of stages in the Wallace tree multiplier. In this paper, we present a design approach for CNTFET based ternary logic circuits because of low supply voltage and multi threshold voltage

2. Ternary adders and simulation outputs:

The sum output is generated using a ternary XOR gate. When both inputs are 0 or both inputs are 2, the output of the XOR gate is 0. When one input is 0 and the other input is 1, or one input is 1 and the other input is 2, the output of the XOR gate is 1. When one input is 0 and the other input is 2, or both inputs are 1, the output of the XOR gate is 2. The carry output is generated using a ternary AND gate. When both inputs are 0 or one input is 0 and the other input is 1, the output of the AND gate is 0. When one input is 2 and the other input is 1 or both inputs are 2, the output of the AND gate is 2. When both inputs are 1, the

output of the AND gate is 1. If the sum output of the ternary half-adder is 2, then a carry has been generated and it needs to be propagated to the next higher-order digit.




Fig 1: Block diagram of Ternary half adder




Fig 2: Decoder Circuit




Fig 3: Sum circuit




Fig 4: Carry generation

Table1: Truth table for THA

A	B	Sum	Carry
0	0	0	0
0	1	1	0
0	2	2	0
1	0	1	0
1	1	2	1
1	2	0	2
2	0	2	0
2	1	0	2
2	2	1	2




Fig 5: Simulated outputs of ternary half adder




Fig 6: Block diagram for Ternary full adder

Table2: Truth table for THA

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	0	2	2	0
0	1	0	1	0
0	1	1	2	0
0	1	2	0	1
0	2	0	2	0
0	2	1	0	1
0	2	2	1	1
1	0	0	1	0
1	0	1	2	0
1	0	2	0	1
1	1	0	2	0
1	1	1	0	1
1	1	2	1	1
1	2	0	0	1
1	2	1	1	1
1	2	2	2	1
2	0	0	2	0
2	0	1	0	1
2	0	2	1	1
2	1	0	0	1
2	1	1	1	1
2	1	2	2	1

2	2	0	1	1
2	2	1	2	1
2	2	2	0	2

In the above table, the input digits A, B, and C represent the digits being added, and produce the sum and carry respectively. For each input combination of A, B, and C, the ternary full-adder performs the following steps: Add A and B to produce a temporary sum T. Add T and C to produce the final sum S. Determine the carry by checking if the sum S is greater than or equal to 3. If S is 3 or more, then there is a carry is 1. In general, when all three inputs of a ternary full-adder are the same, the carry out will be equal to 1 if the input is 2 or greater, and equal to 0 if the input is 0 or 1. The sum output will be 0 in all cases.




Fig 7: Simulation outputs of TFA




Fig 8: Sum Logic circuit




Fig 9: Cons logic circuit




Fig 10: ANY logic circuit

Table 3: Truth table for SUM, CONS, ANY circuit

Sum	0	1	2
0	0	1	2
1	1	2	0
2	2	0	1
Cons	0	1	2
0	0	0	0
1	0	0	1
2	0	1	1
Any	0	1	2
0	0	1	1
1	1	2	2
2	1	2	2

The number of transistors used for SUM gate is 30, and additional eight transistors are used for NTI and PTI logic circuits. The transistor count of the NCONS gate is 10 and 6 transistors for inverter. The transistor count of the NANY gate is 10 and 6 transistors for inverter. SUM subcircuit output is sum bit of adder represented in ternary system. CONS subcircuit output is high when at least one output is high. ANY subcircuit output is logic '2' when both inputs are logic '1' and when at least one input is logic '2'. For logic '0' input, the N type CNTFETs are turned ON in the both pull-up and pull-down network. For logic '2' input, the P type CNTFETs are turned ON in the both pull-up and pull-down network. For logic '1' input, the P type CNTFETs of pull-down network and N type of pull up network are turned ON. Pass transistors are always turned ON in all the cases.




Fig 11: Simulation outputs of Sum




Fig 12: Simulation output of Cons




Fig 13: Simulation output of ANY




Fig 14: Block diagram of 3 input ternary full adder

3-input Ternary adder is combination of 2 Ternary Half adders. The design contains the 2 SUM, 2 CONS and 1 ANY subcircuits.




Fig 15: Simulation output of 3 input Ternary adder




Fig 16: Block diagram of 4 input ternary full adder

We designed Half adder , 3 input Full adder and 4 input Full adder using SUM , CONS and ANY gates. The total transistor count of the ternary 3 input ternary full adder is 124 , and total transistor count of the 4 input ternary full adder is 194. In the 4 input ternary adder. In the first design(TA) , first two inputs are added and then the sum of first two inputs is

added to third input . The total resultant is then added to the fourth input to give the final sum. In this design , even all the inputs are available in the beginning stage , we are adding only one input in each stage similar to the conventional method. This will result in more delay . To overcome the above we proposed the second design. In the second design (TC), the four inputs are added with two SUM logic separately in the first stage itself and the generated two sums are added with another SUM logic. By this method the delay is reduced. The advantage of ternary adders over the binary adders is we can process 4 inputs at a time instead of 3 inputs so that the delay can be decreased.

This proposed 4-input adder will be used in many ternary multiplier applications. The partial products generated in the multipliers are added by proposed ternary adders to generate the accumulate. The generated accumulates are further added with fast ternary adders to generate final result.

We have also designed 4*4 bit multiplier using proposed adder. First the partial products are obtained using the 1-bit multiplier. The generated partial products are grouped and added with 2-input, 3-input, 4-input proposed Ternary adders to generate accumulate. The accumulate is then added with Fast ternary adder to give final result. In the normal conventional method we use to add only two/three inputs to generate the accumulate. In the proposed system can add upto 4-inputs at a time. This will reduce the no. of stages in the multiplication process. As the no. of stages are reduced , the delay is also reduced.

5. Results analysis:

Here are the simulation results of the SUM, CONS, ANY, 3 input ternary adder, 4 input ternary adder and 4*4 Ternary Multiplier built with 32nm CNTFET technology.

Table 4: PDP table of ternary logic circuits

S.no	circuit	Load capacitor	Tr. Count	Avg. Power (μ W)	Worst Delay (ns)	PDP (fJ)
1	SUM	2fF	38	0.202	0.05	0.01
2	CONS	2fF	16	0.11	0.022	0.0024
3	ANY	2fF	16	0.18	0.035	0.006

Table 5: Power , Delay , PDP of proposed Ternary Adders

S.no	circuit	Load capacitor	Tr. Count	Avg. Power (μ W)	Worst Delay (ns)	PDP (fJ)
1	3 input TA	2fF	124	1.0	0.1	0.1
2	4 input TA	2fF	194	1.36	0.25	0.345
3	4 input TC	2fF	194	1.38	0.18	0.248




Fig 17: Simulation outputs for 4 input ternary adder

This proposed 4-input Ternary Full adder design having 81 possible combinations. The power, delay and PDP is calculated by considering all 81 combinations. The power delay and PDP is compared with different designs and observed better improvement. The power of proposed system is reduced by 93.75%, 83.06 %, 63.77%, 84.28%, 64.61% in comparison with [1], [2], [3], [4], [6] respectively. The delay of proposed system is reduced by 93.75%, 89.25 %, 85.92% 64.66%, 90%, 74.1% in comparison with [1], [2], [3], [4], [5], [6] respectively. The power of proposed design is same as [5] but the delay is reduced to 90%. The PDP of proposed system is reduced by 99.62%, 98 %, 94.88%, 94.2%, 90%, 82.12% in comparison with [1], [2], [3], [4], [5], [6] respectively.

6. Design of multipliers

1 bit multiplier




Fig 18: Sum generation




Fig19: Carry generation

Table 6: Truth table for 1 bit multiplier

A	B	Product A*B	carry
0	0	0	0
0	1	0	0
0	2	0	0
1	0	0	0
1	1	1	0
1	2	2	0
2	0	0	0
2	1	2	0
2	2	4	1




Fig 20: Simulation outputs for 1bit multiplier

Table 7: Power , Delay , PDP of 4*4 Ternary Multipliers

S.no	circuit	Load capacitor	Tr. Count	Avg. Power (μ W)	Worst Delay (ns)	PDP (fJ)
1	4*4 ternary Multiplier	2fF	1676	8.34	960	15552

The 4 bit A input (a0 a1 a2 a3) is multiplied with 4 bit B (b0 b1 b2 b3 b4) input to generate the partial products and the partial products are added to generate final output (s0 s1 s2 s3 s4 s5 c6). The total transistor count for 4*4bit multiplier is 1676, Avg. Power is 8.34 μ , delay is 960ns and PDP is 15552fJ.




Fig 21:Comparison of Power of Ternary adder with different Designs




Fig 22:Comparison of Delay of Ternary adder with different Designs




Fig 23: Comparison of PDP of Ternary adder with different Designs

Conclusion:

In this work, we have analysed the performance of the Ternary Adders and Ternary Multipliers which are rebuilt by using the CNTFETs. Compared to the conventional devices, the emerging device technologies such as Graphene Nano Ribbon Field Effect Transistor (GNRFET) and carbon nanotube field effect transistor (CNTFET) appears to be very promising for designing MVL logic gates and arithmetic circuits due to some exceptional electrical properties such as the ability to control the threshold voltage. All the proposed designs have been simulated at 32nm technology nodes. We have calculated the carry propagation delays, power dissipation and power delay product for all the proposed designs using CNTFET. It has been observed that CNTFET based proposed logic circuits given a better performance than the conventional logical circuits. Hence the proposed Ternary adder can be used in the multipliers for low power and high speed applications.

References:

1. M. H. Moaiyeri, R. F. Mirzaee, K. Navi, and O.Hashemipour, "Efficient CNTFET-based ternary full adder cells for nanoelectronics," *Nano-MicroLett.*, **3**(1) 4350, (2011).
2. P. Keshavarzian and R. Sarikhani, "A novel CNTFET-based ternary fulladder," *Circuits Syst. Signal Process.*, **33**,665679, (2014).
3. J. Srinivas Rao, Suresh Kumar Tummala, Narasimha Raju Kuthuri, Comparative investigation of 15 Level and 17 level cascaded h-bridge MLI with cross h-bridge MLI fed permanent magnet synchronous motor, *Indonesian Journal of Electrical Engineering and Computer Science*, 21(2), pp: 723-734, (2020)
4. B. Srinivasu, K. Sridharan, "A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies" *IEEE TCAS-1*, 99 ,1-14, (2017).
5. Tummala, S.K., Kosaraju, S. & Bobba, P.B. Optimized power generation in solar using carbon substrate for reduced greenhouse gas effect. *Appl Nanosci* 12, 1537–1543 (2022).

6. M. Moaiyeri, R. Mirzaee, K. Navi, and O. Hashemipour, "Efficient CNTFET-based ternary full adder cells for nanoelectronics," *Nano-Micro Lett.*, **3**, 1, 43–50, (2011).
7. S. Kim, T. Lim, and S. Kang, "An optimal gate design for the synthesis of ternary logic circuits," in *Proc. 23rd Asia South Pacific Design Automat. Conf. (ASP-DAC)*, 476–481, Jan. (2018).
8. Suresh Kumar Tummala, Phaneendra Babu Bobba & Kosaraju Satyanarayana (2022) SEM & EDAX analysis of super capacitor, *Advances in Materials and Processing Technologies*, 8:sup4, 2398-2409
9. P. Keshavarzian and R. Sarikhani, "A novel CNTFET-based ternary full adder," *Circuits, Syst. Signal Process.*, **33**, 665–679, (2014).
10. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization", *Cir sys and sig proc*, February, (2019).
11. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects", *Jour of comp elect*, June, (2018).
12. Davu, S.R., Tejavathu, R. & Tummala, S.K. EDAX analysis of poly crystalline solar cell with silicon nitride coating. *Int J Interact Des Manuf* (2022).
13. S. Lin, Y. Kim and F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits," *IEEE Trans. Nanotech*, **10**,217-225, March (2011).
14. A. Raychowdhury and K. Roy, "Carbon-nanotube-based voltage-mode multiple-valued logic design," *IEEE Trans. Nanotech*, **4**,168-179, March (2005).
15. Tummala, S.K., Indira Priyadarshini, T., Morphological Operations and Histogram Analysis of SEM Images using Python, *Indian Journal of Engineering and Materials Sciences*, 2022, 29(6), pp. 794–798.
16. M. K. Q. Jooq, M. H. Moaiyeri and K. Tamersit, "Ultra-compact ternary logic gates based on negative capacitance carbon nanotube FETs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, **68**,2162-2166, June (2021).
17. M. H. Moaiyeri, A. Doostaregan, K. Navi, "Design of energy-efficient and robust ternary circuits for nanotechnology," *IET Circuits, Devices & Syst.*, **5**, 285-296, July (2011).
18. C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm", *Microelect Jour*,**74**,13-23, April, (2018).
19. C.Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, "Investigating the effect of chirality, oxide thickness,temperature and channel length variation on a threshold voltage of MOSFET, GNRfet, and CNTFET", *Jour of mech of cont and math sci*, 232-244, September, (2019).
20. Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder "Analytical Study of Bundled MWCNT and Edged-MLG NR Interconnects: Impact on Propagation Delay and Area", *IEEE Trans on Nanotech*, **18**, 606-610, June, (2019).
21. Karthik Rao, R., Bobba, P.B., Suresh Kumar, T., Kosaraju, S., Feasibility analysis of different conducting and insulation materials used in laminated busbars, *Materials Today: Proceedings*, 2019, 26, pp. 3085–3089
22. B. Srinivasu and K. Sridharan, "A synthesis methodology for ternary logic circuits in emerging device technologies," *IEEE Trans. Circuits Syst. I, Reg. Papers*,**64**, 2146-2159, Aug. (2017).
23. S. Tabrizchi, A. Panahi, F. Sharifi, H. Mahmoodi, and A.-H. A. Badawy, "Energy-efficient ternary multipliers using CNT transistors," *Electronics*, **9**, 643, (2020).

24. K. Kim et al., "Extreme low power technology using ternary arithmetic logic circuits via drastic interconnect length reduction," Proc. IEEE 50th Int. Symp. Multiple-Valued Log. (ISMVL), 155-158, (2020).
25. Y. Kang et al., "A novel ternary multiplier based on ternary CMOS compact model," Proc. IEEE 47th Int. Symp. Multiple-Valued Log. (ISMVL), 25-30, (2017).
26. H. Sirugudi, S. Gadgil and C. Vudadha, "A novel low power ternary multiplier design using CNFETs," Proc. 33rd Int. Conf. VLSI Des. 19th Int. Conf. Embedded Syst. (VLSID), 25-30, (2020).
27. O. J. Bedrij, "Carry-Select Adder," IRE Trans. Electronic Computers, **11**, 340-346, June (1962).